CHIPSAlliance
@CHIPSAlliance
Followers
5K
Following
121
Media
106
Statuses
395
CHIPS (Common Hardware for Interfaces, Processors and Systems) Alliance harnesses the energy of open source collaboration to accelerate hardware development.
Joined February 2019
The whitepaper is here! Designed to demystify the current state of #openhardware #opensilicon, outline the challenges ahead, and chart a path forward for everyone from startups to silicon giants.
0
6
13
The first-ever CHIPS Alliance newsletter is live! Check it out for the latest community updates. 👍 Like if you're building open source silicon.🔁 Share to connect more developers to the ecosystem.💬 Drop a comment if you have updates or news to share .
0
2
5
What does a collaborative open source chip design environment look like?. At DAC, CHIPS Alliance’s Robert Mains moderates a session on open ISAs, PDKs, EDA, cloud-based design, & Caliptra. 📅 June 25 | ⏰ 10:30am.🔗 #DAC2025 #CHIPSAlliance #OpenHardware
0
2
6
What does a collaborative open source chip design environment look like?. At DAC, CHIPS Alliance’s Robert Mains moderates a session on open ISAs, PDKs, EDA, cloud-based design, & Caliptra. 📅 June 25 | ⏰ 10:30am.🔗 #DAC2025 #CHIPSAlliance #OpenHardware
0
2
4
RT @antmicro: New revision of Antmicro's highly popular Open Source Jetson Orin Baseboard is back in stock at @CircuitHub. Same small footp….
0
2
0
Come check out the #Caliptra Root of Trust demo booth A13 courtesy of #AMI at @OpenComputePrj EMEA Summit #Dublin.
0
0
4
Heading to the @OpenComputePrj 2025 EMEA Summit? Don’t miss this talk. Caliptra – Subsystem Firmware Stack.Wednesday, April 30 · 9:50 AM.Level 1 - Liffey Hall 2. #Caliptra #OCP2025 #CHIPSAlliance #OpenSourceSilicon #FirmwareSecurity
0
1
3
Heading to @OpenComputePrj #OCPEMEA next week?. 🔹 Meet CHIPS Alliance ED Rob Mains at Booth A13.🔹 Catch Caliptra firmware stack talk – April 30, . 09:50, Liffey Hall 2.🔹 Explore open source silicon + system design with us!. #Caliptra #OpenCompute #OpenSourceSilicon
0
1
4
Topwrap is an open source toolkit for creating machine- and human-readable top level designs, w/ reusable user-defined repositories, automatic interconnect generation & an enhanced interface grouping mechanism: @antmicro @risc_v @linuxfoundation.
0
4
10
Read about @antmicro's further developments towards Caliptra 2.0 RoT: support for the @risc_v VeeR EL2 core w/ User mode and PMP in the embedded Tock OS: @talkingtock @AMD @Google @Microsoft @nvidia.
1
3
6
RT @antmicro: Meet us at #RISCVSummit this week to learn about @risc_v and @CHIPSAlliance collaboration and the synergies offered by the op….
0
3
0
The interplay between hardware and software is a critical part of designing next-gen chips for e.g. AI and HPC. Join @CHIPSAlliance, @OpenPOWERorg and @RISC_V at this co-located #OSSummit event for industry insight on the current open source landscape.
0
3
5
RT @antmicro: At #OSSummit Vienna, we will be giving a talk on @CHIPSAlliance #Caliptra 2.0 led by @AMD @Google @Microsoft @NVIDIA. We will….
0
4
0
The interplay between hardware and software is a critical part of designing next-gen chips for e.g. AI and HPC. Join @CHIPSAlliance, @OpenPOWERorg and @RISC_V at this co-located #OSSummit event for industry insight on the current open source landscape.
0
4
10
CHIPS Alliance is a mentor organization at this year's @Google Summer of Code! Join our mission to push forward #opensource #hardware, #ASIC & #FPGA design. Check out our project ideas & apply by April 2: @GoogleOSS @antmicro @risc_v @f4pga @OpenROAD_EDA
0
5
10
This year at #OSSummit in Seattle, @risc_v, @OpenPOWERorg and @CHIPSAlliance are teaming up for a mini summit! Join us on April 15 to hear from speakers from @Microsoft, @intel, @awscloud, @antmicro, @RedHat, @Codasip, @uoregon and @linuxfoundation:
0
7
13
As #Rowhammer continues to be a serious threat for DRAM technologies, @antmicro released a SO-DIMM (LP)DDR5 testing platform with PCIe, adding to the #opensource FPGA-based testing suite developed for @Google. Learn more: @AMDembedded.
1
10
40
Get more insight to verilation processes and ASTs with astsee, @antmicro's #opensource toolkit for pretty-printing, diffing, and exploring ASTs from a wide range of sources including #Verilator. Learn more: #fpga #asic #json.
0
2
7