PULP Platform
@pulp_platform
Followers
7K
Following
8K
Media
2K
Statuses
4K
A joint effort of @ETH_en, University of Bologna @Unibo + partners for Parallel Ultra-Low Power computing. Boldly designing open hardware since '13.
Joined February 2016
Happy to be of service! Universidad Técnico Federico Santa María Valparaiso, Chile https://t.co/J3LoGk8cVA used open source tools for IC design based on our course using Croc! https://t.co/EMwGOGEiaK Below the class + our Frank giving 1 hour Zoom overview as part of the course.
0
0
8
Delighted to see our work "Open-source RISC-V platforms for embedded medical grade EMG processing: Are we there yet?" presenting a complete HMI decoding benchmark for embedded real-time processing, published in Microprocessors and Microsystems. See it here https://t.co/He72KZygTF
0
1
13
We present "TinyMyo: a Tiny Foundation Model for Flexible EMG Signal Processing at the Edge" based on a Transformer-encoder architecture, with a size of 3.6 million parameters: https://t.co/mOoKO1iaPb. See also GitHub https://t.co/JXHctHNf1K
0
0
8
Delighted to be mentioned in the recently published talk "Interface of the Pulp project for RISC-V core" by Hideharu Amano during RISC-V Day Tokyo 2025 Spring". Find the video talk in English: https://t.co/6uWgXgfOPJ. Slides in Japanese: https://t.co/HFrUnf7WfO
0
2
9
The detailed program overview of our #EFCLWinterSchool which will take place February 9th - 12th, 2026 at ETH Zurich is now available. Check it out: https://t.co/2yeyf7kP6d
0
4
10
Our joint paper "Design in Tiles: Automating GEMM Deployment on Tile-Based Many-PE Accelerators" offers configurable, high-level deployment schedule abstractions & removes the need for manual kernel development: See https://t.co/EBV2lyNKfi
0
2
9
We would like to introduce our new team member Run who works on-device training across full stack, from algorithms and compilers to applications and design space exploration for 2D and 3D single-& multi-cluster architectures. Welcome to the team!
0
1
14
Great news! Our test boards for Chimera https://t.co/QqxtUiZYxv are ready and now we can send it to our @CONVOLVEeurope partners https://t.co/SEiWPUXH07 to get started with testing. Wishing you all a sunny weekend!
0
0
6
We would like to let you know that Thomas's PhD thesis "Development of an Energy-Efficient and Real-Time Data Movement Strategy for Next-Generation Heterogeneous Mixed-Criticality Systems" is now available in the Research Collection ETH Zurich: https://t.co/u65BBYmhxI
1
0
7
Today we would like to introduce our new PhD student Alessandro who will work on the design and development of SoC architectures for space applications. Welcome to the team, Alessandro!
0
0
13
Yanlong recently presented his poster at NeurIPS in San Diego, as well. Here he is with "PhysioWave: A Multi-Scale Wavelet-Transformer for Physiological Signal Representation". See the paper: https://t.co/slFwUHuabw
0
0
8
Giving our small contribution too... 😎 @pulp_platform
NeurIPS 2025's top 50 paper contributors show China and the US neck-and-neck. In the US, corporate labs—Google DeepMind, Meta, Microsoft—now rival top schools like Stanford, CMU, MIT, showing a major shift to industry-led AI research. China’s leaders remain academic: Tsinghua,
0
1
9
And finally here is PJONonCROC, one of the chips that improves on our example design called Croc https://t.co/iLd70qGh9w. PJONonCROC adds a hardware implementation of the single-wire bus protocol PJDL to Croc. See https://t.co/yuov7AUJAi for more info.
1
0
12
Greetings from NeurIPS San Diego with @ThorirMar presenting LUNA Latent Unified Network Architecture, a self-supervised foundation model that reconciles disparate electrode geometries scaling LINEARLY with channel count. See https://t.co/6y6d9R3h2M Code: https://t.co/5AvCT0IwKz
0
0
9
Here is something to watch during the weekend! Thank you @hipeac for uploading this.
📺 New video on #HiPEACTV! 👉 https://t.co/k4W7FLvRF0 In his third lecture within the #DiscoverUS track at the HiPEAC summer school #ACACES25, Pasquale Davide Schiavone (@DavideSchiavo10) discusses extensions to the RISC-V instruction set architecture (ISA) to implement custom
0
0
6
Winter mood! The annual IIS winter event took place in Kusnacht ZH this week. Here we are enjoying curling, Bavarian curling and ice skating followed by not so traditional spaghetti dinner🍝. Happy winter time to all of you❄️ !
0
0
6
We are sharing a couple of photos from the “Students meet lab” event which took place on Monday with us advertising our open student projects. We were delighted to discuss ideas with interested students who will join us for theses next semester!
0
0
8
Our paper "Multi-modal On-Device Learning for Monocular Depth Estimation on Ultra-low-power MCUs" addresses severe accuracy drops that occur when observed sensor data shifts significantly from the training dataset. See https://t.co/JCx0Qqg4KA
0
1
10
Tetris via eye movement? Check out our latest short video "GAPses Demo: Wearable Edge-AI Meets Real-Time Saccadic Eye Movement Classification" https://t.co/Vp93w52HD5
0
1
8
Here is Crocodilo, one of our student chips improving on our example design Croc https://t.co/iLd70qGh9w. Crocodilo accelerates decoding, FFT and encoding required for error correction. See https://t.co/cQB7s3G6Wl & https://t.co/4Mhs9CA6kT.
1
0
12