efabless.com
@efabless
Followers
4K
Following
778
Media
258
Statuses
2K
ASIC DESIGN REDEFINED
Palo Alto, CA
Joined April 2013
Join us for Chip Chat #5, a live Q&A session where you set the agenda. Bring your questions, learn from industry experts, and spark new ideas. Don’t miss this chance to collaborate in real-time—sign up now! https://t.co/IpxFvThRs7
#Efabless #ICDesign #HardwareDesign #asic
0
1
5
Join our webinar to discover how easy it is to transition your existing FPGA expertise into ASIC design. Explore the benefits of ASIC—enhanced performance, lower power, and reduced cost. Register now! https://t.co/4BSXCKzRdY
0
6
34
Chip Chat #3 In our next session, we’ll dive into design verification, going to production, and answering questions you submitted during registration. Register now and join the conversation: https://t.co/UbmOQwpZU2
#ChipDesign #Efabless #Webinar #asic #Semiconductors
0
0
3
Reminder: Efabless Q&A Session is Starting in 40 min at 9 am, PT. Don’t miss out on this interactive webinar where your questions take center stage! Also, we’re thrilled to announce that Matt Venn will join us as our special guest. https://t.co/4SKDLinMgw
0
0
5
🔊 Reminder: Efabless Chip Chat starts in less than one hour! Don’t miss this live Q&A session for the chip-curious! Register now and join us: 👉 https://t.co/g9hFkalzha
#Efabless #ChipDesign #CustomChips #Semiconductor #asics
0
3
11
Chip Industry Week in Review Cheaper EUV; Applied's funding; export rule changes; semi equipment report; chip earnings; Alphawave’s UCIe die-die IP; Lams new cryo etch; Noyce award; chiplets &... https://t.co/eLL7VynPkt
#semiconductor #lithography @OISTedu #chiplets @imec_int
semiengineering.com
Cheaper EUV; Applied Materials funding issues; export rule changes; semi equipment report; chip industry earnings releases; Alphawave's UCIe die-die IP; Lams new cryo etch; Noyce award.
1
6
13
🚀 Looking for a quick, affordable way to prototype and produce low-volume custom chips? chipIgnite is your ideal solution. Submit your design today for the next shuttle on Sep. 16. 🌟 https://t.co/hknLLcGohg
#asics #CustomChips #icdesign #semiconductors
0
2
10
Webinar Starting in One Hour! Join us for the "Master OpenLane for Cutting-Edge Chip Design" today at 10 AM PT. ⏳ Register Now: https://t.co/WdBY6EorR0
#icdesign #semiconductor #ASIC #HardwareDesign
0
2
4
WEBINAR: Master OpenLane for Cutting-Edge Chip Design! Learn how OpenLane enables you to create fully customizable and highly specialized design flows. https://t.co/WdBY6EnU1s
0
1
3
It's been a long time coming, but I finally have the world’s first certified open source ASIC hardware project as a kit you can buy! https://t.co/kMHYoeo5VY For every kit sold, I will donate $100 to @oshwassociation More info:
docs.google.com
VGA ASIC clock Thank you for supporting open source silicon and OSHWA! 🎉 Short link to this doc: bit.ly/vga-asic-clock Background The VGA ASIC clock is the world’s first certified open source ASIC...
Still can't quite believe I have a clock on my desk that is powered by a chip I designed!
1
24
114
@WeebitNano and @efabless Corporation collaborate to enable easy, affordable prototyping of innovative SoC designs https://t.co/5hdI3v6Aom
#ChipDesign #Efabless #news #prototyping #ReadMagazine #Semiconductorandelectronics #WeebitNano
readmagazine.com
Weebit Nano and Efabless Corporation announce their collaboration to enable fast and easy prototyping of intelligent devices
0
2
3
@efabless has announced a cooperative partnership with @WeebitNano. Aimed at bringing greater non-volatile memory (NVM) data storage capabilities to resource-constrained items of electronics hardware, such as wearables and IoT nodes, this will.. READ MORE https://t.co/qP7RpcO52a
0
1
2
💻🔬Efabless ermöglicht es Einzelpersonen, individuelle Chips zu entwerfen. Entdecken Sie interaktive Lernwerkzeuge und Plattformen wie chipIgnite, um den Prozess der Chip-Erstellung zu beherrschen. @efabless
https://t.co/hnviG0Is1O
#Chip #Innovation
0
1
4
I was the lucky winner of a @tinytapeout slot in the @efabless raffle at @LatchUpConf last month. In true yak shaving fashion this means I'm now busy creating a TT backend for Edalize so I can add a TT target to my SERV core description file and run through FuseSoC. Stay tuned...
3
7
47
Free commercial-grade, high-density SRAM macros for our June 2024 chipIgnite CI2406 shuttle. Skip the $2500 fee and innovate on us! ⏰ Limited-time offer—secure your slot now! https://t.co/gio5SB9Mlr
#chipIgnite #SRAM #TechInnovation #Semiconductor #icdesign
1
0
8
🚀 Ready to create the chip of your dreams? Join us for our upcoming webinar and discover how you can craft a custom chip tailored to your needs, faster than ever before! https://t.co/ukirXUuK3g
#ChipDesign #ASIC #CustomChip #EfablessMarketplace
1
3
10
Finally, after a year from the submission my 1st #ASIC arrived. It is a real pleasure to be part of @TinyTapeout Run 3. Thank you @matthewvenn and @efabless for this opportunity. #openASICs #VLSI #sky130 #opensource #semiconductors
1
5
22
🚨 Join our webinar tomorrow, May 2nd at 9 a.m., PT! Learn the process of designing & analyzing a chip using Sky130 & chipIgnite, and discover the innovative approach to extracting AES keys with a near field probe. https://t.co/QOgFlEfUVh
@SkyWaterFoundry @Riscure #icdesign
0
1
8
Riscure's @jzvw designed a chip and taped out on Sky130, then decapped it and sniffed the AES keys with a near field probe! We talk about it in the next Efabless webinar: https://t.co/UuxUoSWOAM
4
37
224
Join us on May 2nd at 9 AM PT for a session with Jasper van Woudenberg, a hardware security expert from Riscure! Learn about HW security as Jasper shares about designing chips using chipIgnite. https://t.co/j6YBtmbAxq
@Riscure #HardwareSecurity #icdesign #hardwaredesign
1
1
8