zeroasic Profile Banner
Andreas Olofsson Profile
Andreas Olofsson

@zeroasic

Followers
5K
Following
7K
Media
328
Statuses
5K

Moved to https://t.co/s8sZ4LI6W0

Cambridge, MA
Joined January 2011
Don't wanna be here? Send us removal request.
@zeroasic
Andreas Olofsson
3 years
I am done with Twitter. See you in the real world.
4
0
25
@zeroasic
Andreas Olofsson
10 months
Finally, a proper "pip/npm for hardware", major SiliconCompiler upgrade, . Try it!. import siliconcompiler.import umi # design.chip = siliconcompiler.Chip("top.v).chip.use(umi) # pulls in dependencies.# your code.).
1
3
24
@zeroasic
Andreas Olofsson
1 year
Get ready for the post Moore wafer-scale era. Check out our latest paper showing RTL simulation of a million cores processor. (RISC-V)
Tweet card summary image
arxiv.org
Scaling up hardware systems has become an important tactic for improving performance as Moore's law fades. Unfortunately, simulations of large hardware systems are often a design bottleneck due to...
8
11
73
@zeroasic
Andreas Olofsson
1 year
We just open sourced Logik, our light weight Python based FPGA toolchain. No more TCL and 100GB binary blob downloads! Please try it,we are proud of this work.🙏. $ python -m pip install --upgrade logik.
3
43
215
@zeroasic
Andreas Olofsson
1 year
This post shows how to build and verify your own chip(let) in Python. Writing SV testbenches is not fun, Switchboard and SiliconCompiler improves life quality! 😉Try it out and let us know what you think.
Tweet card summary image
zeroasic.com
Democratizing silicon
0
3
12
@zeroasic
Andreas Olofsson
1 year
If you haven't tried SiliconCompiler yet, you really should;-) Convert Verilog to GDS in one line. $ pip install siliconcompiler.$ sc <yourmodule>.v
Tweet media one
2
26
151
@zeroasic
Andreas Olofsson
2 years
We have decided to open source "switchboard", the powerful low latency communication library at the core of our emulation platform. It may look easy, but it's not.
Tweet media one
6
132
812
@zeroasic
Andreas Olofsson
2 years
We have open sourced our "Universal Memory Interface" protocol for chiplets. Includes a complete reference implementation. Spread the word.🙏
Tweet card summary image
github.com
Universal Memory Interface (UMI). Contribute to zeroasiccorp/umi development by creating an account on GitHub.
4
55
214
@zeroasic
Andreas Olofsson
2 years
Hi old friend! Zero ASIC came out of stealth today to launch the ChipMaker ASIC design and emulation platform. I can almost guarantee that you have never seen anything like it. Try it out and let me know what you think!
5
25
87
@zeroasic
Andreas Olofsson
3 years
Who did I miss? n/n.
10
1
5
@zeroasic
Andreas Olofsson
3 years
Aliaksei Chapyzhenka for wavedrom 10/n.
1
0
8
@zeroasic
Andreas Olofsson
3 years
Fabrice Bellard qemu 9/n.
1
0
17
@zeroasic
Andreas Olofsson
3 years
Alan Mishchenko for ABC 8/n.
1
0
8
@zeroasic
Andreas Olofsson
3 years
Vaughn Betz for VPR 7/n.
1
0
5
@zeroasic
Andreas Olofsson
3 years
Daniel Stenberg for curl 6/n.
2
0
14
@zeroasic
Andreas Olofsson
3 years
Stephen Williams for Icarus 5/n.
1
0
5
@zeroasic
Andreas Olofsson
3 years
John MacFarlane for pandoc 4/n.
1
0
7
@zeroasic
Andreas Olofsson
3 years
.@oe1cxw for Yosys 3/n.
1
0
13
@zeroasic
Andreas Olofsson
3 years
Starting of the list with Wilson Snyder for Verilator 2/n.
1
0
13
@zeroasic
Andreas Olofsson
3 years
Why isn't there a "Nobel prize" for open source? The companies that made trillions off open source infrastructure need to step up! I am tired of seeing my heroes spending decades working for free without proper monetary recognition. (please share). 1/n.
8
52
188