InstLatX64
@InstLatX64
Followers
4K
Following
565
Media
2K
Statuses
3K
x86/x64, SIMD, #AVX512, "Aha!" moments. I have been writing code since 1986.
Budapest, Europe
Joined August 2014
My future posts will be published there first, and here only later
4
0
30
There are a few working #PantherLake B0_2 among #Intel test machines: (CPUID C06C2, 12c/12t (4P+4E+4LPE probably), 3.0 GHz base freq, no HTT & #AVX512, Intel 18A).#CougarCove #Darkmont.For comparison, #LunarLake was 3100MHz (8c/8t 4P+4LPE) at similar stage
Trace of a working A0 #PantherLake (3/3.2GHz, CPUID C06C0, #Intel 18A process) in coreboot project:.
2
9
28
First(?) official mention of #AMD #Sorano (the expected #EPYC 8005 #SP6 socket #Zen5-based #Siena follower):.page 25
New #AMD #Zen5 entries:.- #StrixPoint2 B30F00 [1].- #StrixPoint3 B30F80 [1].- #Weisshorn B50F00 added [1].- #Sorano, #Breithorn, #BreithornD codenames [1], [2].Sources:.[1]:[2]:Commit:.
0
3
21
RT @TDevilfish: @InstLatX64 It's the 2.5D D2D interface. Used in stxH and yes pretty much everything z6.
0
1
0
#GMI vs #SSBDCI difference at the physical layer (if I understand correctly): 16 vs 2x32 wires. Has anyone measured the #StrixHalo Core2core bandwidth?.Sources:.[1]:[2]:
2
0
28
#AMD released the "Processor Programming Reference (PPR) for AMD Family 1Ah Model 70h, Revision A0 Processors" v3.00 57930 pdf #Zen5 #StrixHalo CPUID B70F00."High Bandwidth Chiplet IO: #SSBDCI"
6
1
23
#AMD released the "Processor Programming Reference (PPR) for AMD Family 1Ah Model 70h, Revision A0 Processors" v3.00 57930 pdf #Zen5 #StrixHalo CPUID B70F00."High Bandwidth Chiplet IO: #SSBDCI"
#AMD released the "Processor Programming Reference (PPR) for AMD Family 1Ah Model 44h, Revision B0 Processors" v3.00 57896 pdf (#Zen5 #GraniteRidge CPUID B40F40).
1
4
27
New histogram results, this time leaving the unified code path. #AMD-specific code finally reaches 4 bytes/clk. Hand-optimized asm, of course.
Always there is a faster code: My current byte-#histogram results vs 2024 .It is interesting, that how closer is #Intel #GoldenCove to the theoretical limit (0.343 <-> 0.372) than #AMD #Zen5 (0.207 <-> 2.54).#GFNI
1
5
45
Will #AMD #Zen6 support the #AVX10 versioning? Will AMD support CPUID.24h (or the AMD-equivalent) what required for the single query?.cc: @LeslieB82382206, @philparkbot.
@InstLatX64 Will amd also benefit from this?.
3
2
12
#Intel refreshed the Advanced Performance Extensions (#Intel #APX) Architecture Specification to 7.0:.APX_NCI_NDD_NF = CPUID.(EAX=0x29,ECX=0x00):EBX[0]
#Intel refreshed the Advanced Performance Extensions (#Intel #APX) Architecture Specification to 6.0:.#AMX_MOVRS #AMX_TRANSPOSE #MSR_IMM
0
2
35
RT @InstLatX64: @bajorgensen It seems so, #AVX10_2 (and probably #APX) will be universally supported on #Intel CPUs, just #AMX remains #Xeo….
0
1
0
New #Intel CPUIDs [1]:.- #NovaLake 300F10 (Fam18 mod1).- #NovaLakeL 300F30 (Fam18 mod3).New dump:.-Core Ultra 9 275HX C0662 #ArrowLakeHX.New #AMD #Zen6 #Venice #EPYC socket assignments [2]:.-B50F00, BC0F00 #SP7 16 mc.-B90F00, BA0F00 #SP8 8 mc.GitHub:.1/2
New CPUIDs:.- #AMD #KrackanPoint2 CPUID B60F80 [1].- #Intel #BartlettLake CPUID B06F6 [2].[1]: [2]: GitHub:.Krackan2 official source:.
2
5
37
#AMD refreshed the "AMD64 Architecture Programmer's Manual, Volumes 3 General-Purpose and System Instructions" 24594 to v3.37.#AVX512 #PREFETCHI.
#AMD refreshed the "AMD64 Architecture Programmer's Manual, Volumes 3 General-Purpose and System Instructions" 24594 pdf to v3.36 with #RMPREAD instruction:.
0
2
14
#AMD refreshed the "AMD64 Architecture Programmer's Manual, Volumes 2" 24593 pdf to v3.43 with #AVX512.
#AMD refreshed the "AMD64 Architecture Programmer's Manual, Volumes 2" 24593 pdf to v3.41 with #MOESDIF protocol, Instruction-Based Sampling Virtualization, Performance Monitoring Counter Virtualization, etc.
0
3
30
#Intel #DiamondRapids new vector instructions.#AVX10_2 #AVX10_VNNI_INT.#MOVRS #SM4 #AMX_TRANSPOSE .#AMX_AVX512 #AMX_FP8 #AMX_MOVRS #AMX_TF32
#Intel refreshed the #AVX10_2 specification to 5.0:.VDPPHPS is not #AVX10_VNNI_INT, it's much more logical
0
7
41
#Intel projects 2025+ v53 .#PantherLake #NovaLakeU #NovaLakeS #RazerLake #TitanLake #BartlettLake #WildcatLake #GraniteRapids #GraniteRapidsD #DiamondRapids #DiamondRapidsD #CoralRapids #ClearwaterForest #RogueRiverForest.#APX #AVX10_2 #AVX512.Thx @__mintsuki, @G_melo_ding!
#Intel projects 2025+ v41 .#PantherLake #NovaLake #RazerLake #TitanLake #BartlettLake #WildcatLake #GraniteRapids #GraniteRapidsD #DiamondRapids #CoralRapids #ClearwaterForest #RogueRiverForest #APX #AVX10_1 #AVX10_2 #AVX512
4
10
46